


Since the sensor uses about 60mW, it would be prudent to disable power to it when not needed.




$V_{out} = V_s(0.009 * P - 0.095) / -Error$
 $P = 10.55555556 * (111.1111111 * V_{out} / V_s)$
 5V and Baro are scaled by the same factor, so are in the same units.
 The FFB switch, Q7, may introduce a little offset due to its on-resistance of about 5 ohms.


TI claims to have a lower power part, but only accurate to 2 deg C (probably within the -25C and above range)...

$-(-5/2.5) - (+3.3 + 2.5 + 1.8) / 4 = V_{out}$
 $2 - 0.825 - 0.625 - 0.450 = 0.100V$
 Lets just assume that if +5 is gone, we're dead. The 5V CPU supervisory chip input will cause reboot below about 4.750V.


Part values ending in "*" should not be mounted. These parts are for diagnostics or implementation of alternate methodologies.





$4.25 \text{ mW} \times 4 + 7.5 \text{ mW} = 24.5 \text{ mW}$
 plus 3.3mW when converting temperature
 + 6mW x 10V/conv_eff = 67 mW





Note that this FADC is differential input. Amplifier and shaper stages are DC coupled. The 'bottom' of the span depends on the setting of the ATWD pedestal voltage. I.e., Pedestal for the FADC = Pedestal for the ATWD. V+ in must be set to (Vpedestal - (span/2)) volts, or a few mV lower.




Strap SENSE to Gnd for 2V span.
 Strap SENSE to VREF for 1V span.
 Strap SENSE to Voltage Divider for span = $1.0 \cdot (1 + R_a/R_b)$.




Components whose value ends in *** are not to be mounted.




Place series resistors near remote sources. Capacitors near ADC.




Place series resistors near remote sources. Capacitors near ADC.



(2.500/4096) x count



Title			Digital Optical Module AD/DA
Size	Document Number	Rev	
C	<Doc>	1.1	
Date:	Tuesday, March 11, 2003	Sheet	4 of 15



Nov 25, '02 GTP
Name change to
eliminate
naming conflict

Per criterion established July 2002 (gtp4dm) the design goal for the IceCube DOM is 200 PE = 1V into the ATWD dictated by PMT saturation behavior. Namely, the PMT NEVER delivers more than about 2V, and is linear to about 1V into a 50 ohm load (100 ohm || back-termination).

Locate these amplifiers ---
close to the PMT signal
input.

1*1.3*5 + 2*1.3*5 + 6.8*10 + 2*1.15*10+2*1.1*5+
3*0.4*10=134 mW
opamp comparator, 1135 8014 8014 8005

Calibration input
test-point. Drive
with 5V square
wave to generate
fixed amplitude
test pulses.

Nov 22, 2001 Thorsten
proposes adding R452,
changing value of
R108 to meet design
document requirement.

Should the ADC
channel be DC
coupled?

Distribute capacitors around the island of Vref.
If some are not needed, they may not be mounted.


Caution! The comparators are 5V
parts that cannot be operated from
3.3V. Care must be taken to protect
the driven 3.3V part.

optimized for 200 MHz BW
Also try observing the
performance of this
stage with 499 and 249
ohm feedback divider.
See if it is still as
stable. It should have
more bandwidth.

The shaped signal path design was from
Harold Yaver of the Engineering Department.
-Modifications added to insure stable offset behavior,
and to offset the output to match the input range of the ADC

Jan 19, 2003 Correct reversed polarized
capacitors on analog stages. gtp

Lawrence Berkeley National Laboratory		GTP/JL/DRN/HY	
Title Digital Optical Module Analog Front End			
Size C	Document Number <Doc>	Rev 0	
Date: Tues, Mar 11, 2003	Sheet 5	of 15	




DO NOT CHANGE PIN ASSIGNMENTS OF P_A0, A07, A08, A09. These pin assignments shown to optimize up end. gfp 9/11/02

If the FR_TES_T_RISE --> line in junc objectionable noise into the front, then perhaps that could be mitigated by making it drive differentially.

Connect all the ML1288N pins to an obstacle on a plane that will NOT map to a quarter layer. This insures that all the pins are connected to a pad, so are accessible.

Open Ckt
Open Ckt(1) is bank use 4 by default. Support optional 1/2 voltages. Jumper



Design for 1V output swing of driver => 0.5 V at port => 0.3535V at sum port.
 0.3535V from neighbor at sum port => 0.175 V at port B => 0.87V threshold.
 Tune with resistor between bases of Q21, Q22.

Drive this node with Tri-State output of FPGA.
 A pull-up will deliver a positive unit pulse.
 A pull-down will deliver a negative unit pulse.

Note to FPGA designer:
 'COINCIDENCE_OUT_N' lines must 'float' when not signaling (i.e. high-Z state of tri-state output). Both positive and negative pulses are permitted by pulling up or down on the inputs to the driver op-amps.

Balanced output to minimise noise on the board during an event.

A good four quadrant low power 1.65V reverse could be used in place of the MAX4166 and associated circuitry. A potential problem for this circuit is the stability of the MAX4161 when either or both of the opamps are driven. Verify with first prototype.

CAUTION
 Gnd of PSC-2-2 operates at pedestal potential


T3-1T-K81
 It may be possible to replace the PSC-2-2 with a simple transformer, but this requires taking into account impedance matching side-effects. In any case, T2, T3 will have to be chosen to match the splitter to the twisted pair cable.

Make sure that when the op-amps are driven, there is no significant bounce on the 'ground' pins of the power splitters.

Power = $4 \cdot 1.3 \cdot 5 + 2 \cdot 0.4 \cdot 5 + 1 \cdot 1.3 \cdot 5 = 36$ mW

Nov 21, 2001 Bob added 1M resistors to transformers.

Title		
Digital Optical Module Local Coincidence		
Size	Document Number	Rev
B	<Doc>	0
Date:	Tuesday, March 11, 2003	Sheet 10 of 15



Require MIX_ENA low at power up.
Require HV power supply control at power up, and through reloading the FPGA.
BOOT_FLASH line control

Desires!
ADC and DAC control not depending on FPGA load (avoid glitches)
remember source of power failure
Flash Memory CSR remapping


If the communications ADC and DAC do not load the near by translator too heavily, and if the line to the CPLD is short, then U78 may be taken out of the design, and the clock line routed to the CLK0 line of the CPLD.

This forces the power supply to crash, initiating a power on reset nPOR after a time delay.


For bypassing the EPC2, jumper center to bridging position, pin 1 to pin 2. To put EPC2 into circuit, jumper pin1 to pin3, and pin2 to pin 4.

If it is found that the configuration is correct, JU11, and JU12 can be installed during manufacture.

nCE = pull-down
nCS0 = open ckt
TRST = pull-up
TDI = pull-up
TDO = pull-up
TMS = pull-up
TCK = pull-up
nSTATUS = pull-up
CONF_DONE = pull-up
nCONFIG = pull-up



Title			Rev
Digital Optical Module CPU			<Rev Code>
Size	Document Number		
C	<Doc>		
Date:	Tuesday, March 11, 2003	Sheet	12 of 15




The resistors should be placed radially at one end of the charge storage capacitor. The inductances should be kept as small as possible.

Resistor values smaller than 1 ohm are available in the 1% set. Resistors should be chosen to produce an acceptable signal to the ATWD.

Trigger on RISING edge. Pulse width >20 ns.

Title		
Digital Optical Module Single LED		
Size	Document Number	Rev
A	<Doc>	0
Date:	Tuesday, March 11, 2003	Sheet 13 of 15



Since the production yield of satisfactory oscillators is not 100%, but is very high, two oscillator footprints will be put on the board, but only one footprint populated unless it is found that the first oscillator is bad.

Locate oscillator in the general area of the ATWDD DAC reference chip, so that the reference line for the amplifier and comparator don't have to be very long.

There might be a faster or lower power comparator, but that would add another part to the BOM

Feb 3, 2003 gtp

L7 and L8 must not be end-to-end or parallel. Mutual coupling must be avoided.

Do I need this sinusoidal (more-or-less) signal to feed into the ATWDD input? Maybe just square-wave is OK. Signal is easy to fit, though.

Title		
Digital Optical Module Crystal		
Size B	Document Number <Doc>	Rev <RevCode>
Date:	Tuesday, March 11, 2003	Sheet 15 of 15