



Since the sensor uses about 60mA, it would be prudent to disable power to it when not needed.

It remains to be seen how prudent it is to float the ground lead. The alternative may be a P-FET in the Vcc enabled by the N-PET.




$V_{out} = V_{in} (0.00147 - 0.09 S) + \text{Error}$   
 $E = 111.1111111 \times \text{Vout} - 0.55555555$   
 5V and Baro are scaled by the same factor, so are in the same units.




$4.25 \text{ m}\Omega \times 4 + 7.58 \text{ m}\Omega = 24.5 \text{ m}\Omega$   
 plus  $3.39 \text{ m}\Omega$  when converting temperature  
 +  $66 \times 10^6 / \text{conv}_t \times 1 + 67 \text{ m}\Omega$

TI claims to have a lower power part, but only accurate to 2 deg C (probably within the -2C and above range).




Note that this DAC is differential input. Amplifier and shaper stages are DC coupled. The 'bottom' of the span depends on the setting of the ATND pedestal voltage. I.e., Pedestal for the FADC = Pedestal for the ATND. V+ in must be set to (Vpedestal - (span/2)) volts, or a few mV lower.




Strap SENSE to Gnd f or 2V open.  
 Strap SENSE to VREF f or 1V open.  
 Strap SENSE to Voltage Di divider for span +1.01mA/Rbi.


Place resistors near remote sources. Capacitance near ADC.




Part values ending in "\*" should not be mounted. These parts are for diagnostics or implementation of alternate methodologies.




If we can use the 2.5V reference output of the ADC, then we can eliminate the TL2425 reference chip.



The (differential input) 4 0 Mhz ADC non-inverting input, used as the center-scale reference.



Components whose value ends in "\*" are not to be mounted.



To be used to control and read out an alternate high voltage power supply, if such a course is taken.


File	Digital Optical Module AD/DA	
Size	Document Number	Rev
C	<Doc>	1.1
Date	Wednesday, October 08, 2003	Sheet 3 of 14

Per criterion established July 2002 (gtpsdm) the design goal for the ADC is 200 MS/s. The design goal for the ADC is 200 MS/s. The design goal for the ADC is 200 MS/s.

Locate these amplifiers --> close to the PMT signal input.

1\*1.35 + 2\*1.35 + 6.8\*10 + 2\* 1.15\*10+2\*1.15+ 3\*0.4\*10+13.4 mV  
opamp comparator, 1135 80 14 8014 8005

Calibration input test-point. Drive with 5V square wave to generate fixed amplitude test pulses.




AD advertises that these (400 MHz) amplifiers cover in 60 ns. At 5 ns per stage, they give slightly less performance than an H1135 at 1/10th the current. Saturation is not a big issue for the (latching) comparator input, since latch recovery is controlled by the PMT.

If we have power to burn, once all revisions are taken into account, the 850 MHz bandwidth H1135 may prove to be a better choice as comparator input amplifiers, as one stage should have less delay than 2.

The comparators exhibit less trigger delay if driven by a positive signal, so the second gate stage inverts. The first one buffers to minimize load on the PMT signal.


If test pulser, U52, injects too much power supply noise, it will have to go, in favor of something that is quieter.



Test pulse injection (if it doesn't work, remove transfer corner, and use jumper.)

If the PMT delivers 3V into a 50 ohm load, then change the divider resistors to R33=16.8, and R54=66.5. Leave the gain of the amplifier unchanged. The design goal is to have the PMT saturation voltage within the span of the ATWD.












Should the ADC channel be DC coupled?




Caution! The comparators are 5V parts that cannot be operated from 3.3V. Care must be taken to protect the driven 3.3V part.

The shaped signal path design was from Harold Yaver of the Engineering Department. Modifications added to insure stable of set behavior, and to offset the output to match the input range of the ADC.


Lawrence Berkeley National Laboratory		GTP/S, DDB/UV	
Title: Digital Optical Module Analog Front End			
Size: C	Document Number: <Doc>	Rev: 0	
Date: Wednesday, October 09, 2002	Sheet: 4	of 14	





Warning: All the components in this schematic are shown in a plain color. This means that all the pins are connected to ground, or a wire.




Multiplexed Channel 1 to 20  
Pin 40 is not connected. Pin 41 is not connected. Pin 42 is not connected. Pin 43 is not connected. Pin 44 is not connected. Pin 45 is not connected. Pin 46 is not connected. Pin 47 is not connected. Pin 48 is not connected. Pin 49 is not connected. Pin 50 is not connected. Pin 51 is not connected. Pin 52 is not connected. Pin 53 is not connected. Pin 54 is not connected. Pin 55 is not connected. Pin 56 is not connected. Pin 57 is not connected. Pin 58 is not connected. Pin 59 is not connected. Pin 60 is not connected. Pin 61 is not connected. Pin 62 is not connected. Pin 63 is not connected. Pin 64 is not connected. Pin 65 is not connected. Pin 66 is not connected. Pin 67 is not connected. Pin 68 is not connected. Pin 69 is not connected. Pin 70 is not connected. Pin 71 is not connected. Pin 72 is not connected. Pin 73 is not connected. Pin 74 is not connected. Pin 75 is not connected. Pin 76 is not connected. Pin 77 is not connected. Pin 78 is not connected. Pin 79 is not connected. Pin 80 is not connected. Pin 81 is not connected. Pin 82 is not connected. Pin 83 is not connected. Pin 84 is not connected. Pin 85 is not connected. Pin 86 is not connected. Pin 87 is not connected. Pin 88 is not connected. Pin 89 is not connected. Pin 90 is not connected. Pin 91 is not connected. Pin 92 is not connected. Pin 93 is not connected. Pin 94 is not connected. Pin 95 is not connected. Pin 96 is not connected. Pin 97 is not connected. Pin 98 is not connected. Pin 99 is not connected. Pin 100 is not connected.



IF you are not to  
connect the board  
to a computer, it is  
recommended to be  
connected to a  
computer.





Either an active solution or a transformer will be used, but not both...

1.0V 1% +/- Voffset of MAX4146  
COMREF must be used to derive this ref because it is vital that this voltage track the reference used by the communications discriminators (U22).  
Replace CN7, CN8 with 5V sense diodes

Compliance is 1.25V  
=> Rout/leg = 62.5 ohms. So the ideal load impedance is 125 ohms = 250 || 250, where one of the 250 is the reflected value from through the transformer.  
Since  $\frac{1}{2} \times (250 || 250) \times 2$ , a 2:1 transformer transforms a 200 ohm load impedance to a 140 ohm line.


Route COM IN for minimal noise coupling from digital sources.

This part is located very near the FPGA. If possible return the ground for this part to the communications input circuit!


With some switch fets a nd FPGA (or FTD) control lines, one could cause the span to be controlled remotely. IV span may be good for digitizing time ticks. If time are lacking, then, perhaps IV span should be chosen to reduce constraints on the input amplifier.

Give me a good reason to run this DAC from CLK2... Instead, I think it should be monitored by an input of the ADC if timing precision measures are desired.


Rev	Change	Date	By
5	Change R121 from 1.0K to 2K to prevent sleep forever.		




- 1 QND
- 2 SCK - Serial clock
- 3 SCK
- 4 MISO - Serial data in
- 5 MISO1
- 6 MISO - Serial data out
- 7 MISO
- 8 QND
- 9 CS0 (DAC) - Chip select for DAC
- 10 CS0
- 11 CS1 (ADC) - chip select for ADC
- 12 CS1
- 13 OM/OPF - Power supply enable/disable
- 14 OM/OPF
- 15 +5V - Main power
- 16 +5V
- 17 QND
- 18 QND
- 19 -5V - Main power
- 20 -5V




Mount this connector anywhere that all power supply voltages are available.  
Can be used to power and control alternate MC power supply



- 1 QND
- 2 SCK - Serial clock
- 3 SCK
- 4 MISO - Serial data in
- 5 MISO1
- 6 MISO - Serial data out
- 7 MISO
- 8 QND
- 9 CS0 (DAC) - Chip select for DAC
- 10 CS0
- 11 CS1 (ADC) - chip select for ADC
- 12 CS1
- 13 OM/OPF - Power supply enable/disable
- 14 OM/OPF
- 15 +5V - Main power
- 16 +5V
- 17 QND
- 18 QND
- 19 -5V - Main power
- 20 -5V



Compatible with model P6434 probe for Tektronix logic analyzer.



This connector is meant to be used during pre-production debugging. The footprint should be mounted on a part of the board that is later broken off and discarded. The test-points will be used to tack down one of wires that bring signals out of the main board.

Compatible with model P6434 probe for Tektronix logic analyzer.

Title		Orl-Board Subsystems	
Size	Document Number	Rev	
C	<Doc>	<Rev>	
Date	Wednesday, October 06, 2002	Sheet	8 of 14

Design for 1V output swing of driver => 0.5V at port => 0.3535V at sum port.  
 0.3535V from neighbor at sum port => 0.175V at port B => 0.87V threshold.  
 Tune with resistor between bases of Q21, Q22.

Drive this node with Tri-State output of FPGA.  
 A pull-up will deliver a positive unit pulse.  
 A pull-down will deliver a negative unit pulse.

Balanced output to minimise noise on the board during an event.

Note to FPGA designer:  
 'COINCIDENCE\_OUT\_nbx' lines must 'float' when not signaling (ie high-Z state of tri-state output). Both positive and negative pulses are permitted by pulling up or down on the inputs to the driver op-amps.

A good four quadrant low power 1.65V reference could be used in place of the MAX4166 and associated circuitry. A potential problem for this circuit is the stability of the MAX4166 when either or both of the opamps are driven. Verify with first prototype.


A balanced waveform, like AMI, is desirable for transmission over this pathway.

T3-1T-K81  
 It may be possible to replace the PSC-2-2 with a simple transformer, but this requires taking into account impedance matching side-effects. In any case, T2, T3 will have to be chosen to match the splitter to the twisted pair cable.


Power =  $4 \cdot 1.3^2 \cdot 5 + 2 \cdot 0.4^2 \cdot 5 + 1 \cdot 1.3^2 \cdot 5 = 36 \text{ mW}$

CAUTION  
 Gnd of PSC-2-2 operates at pedestal potential

Title		
Digital Optical Module Local Coincidence		
Size	Document Number	Rev
B	<Doc>	0
Date	Wednesday, October 09, 2002	Sheet 9 of 14























Require MIX\_ENA low at power up.  
Require WY power supp by control  
at power up, and through  
reloading the PWD.  
BOOT\_FLASH line control

Desires:  
ADC and DAC cont rol not  
depending on PWD to ad (avoid  
glitches)  
remember source of pow er failure  
Flash Memory CSR r mapping




Site	Digital Optical Module CPU	
Size	Document Number	Rev
C	<Doc>	<Rev>
Date	Wednesday, October 08, 2002	Sheet 11 of 14

Charge pump voltage doubler driven by a buffer driven by a DAC output .




Title		
Digital Optical Module Single LED		
Size A	Document Number <Doc>	Rev 0
Date: Wednesday, October 09, 2002	Sheet 12 of 14	


Over-voltage protection for the power supply. I suppose, this could be easily be balanced, using just the R and P parts. If it is decided that the power supply input voltage range (and tolerance) is great enough, the protection circuit can be deleted from the design.




The Precision power supply does not meet the new input voltage requirement for operation at 90 to 100V. It will be replaced with a suitable product. Candidates are a 4 watt product from Power-One (Melcher), and a 7 watt product from Power-On e. Bill, searching for the best pro. dat. Sep 21, 2002 9:15 p.




The MAX1702 contains voltage monitoring circuitry, and should start circuitry that might make the voltage monitor chip, the LTC1727, unnecessary. However, the LTC1727 provides outputs which can provide diagnostic information to the PCB.



Distribute widely around the PCB board to improve noise suppression. If noise performance is good enough, some of these parts may be deleted from the final design. The design might benefit by additional bypassing on 3.3V.



Title	Digital Optical Module Power Supply	
Size	Document Number	Rev
C	<Doc>	<Re>
Date	Wednesday, October 09, 2002	Sheet 13 of 14



Locate oscillator in the general area of the ATWD DAC reference chip, so that the reference line for the amplifier and comparator don't have to be very long.

Do I need this sinusoidal (more-or-less) signal to feed into the ATWD input? Maybe just square-wave is OK. Sin is easy to fit, though.

Clock generator synchronized to Toyocom Oscillator  
The CY2907 is a 125 mW part. Let's see if we can eliminate it by using PLLs in the Excalibur part... provided we can deliver a 2x clock to the necessary entities, like the high speed ADC in the PMT signal path.

Distribute local clock as a differential signal to minimize noise on the PC board.

Use jumper if PMT base ADC delivers a 3.3V data output signal

Title		
Digital Optical Module Crystal		
Size	Document Number	Rev
B	<Doc>	<Rev Code>
Date	Wednesday, October 09, 2002	Sheet 14 of 14