


If inductors L12 & L13 shift as the temp. decreases, it is possible to compensate by giving the capacitor the correct temp. coefficient.




CHECK PRINT 1/9/04

Corning Frequency Control  
Model C2560A-0009

\* = DNL

rev 11/18/02 rhm/ GTP			
title Digital Optical Module Crystal			
Size	Document Number	sheet 3 of 14	Rev 12.0
Date: Wednesday, October 09, 2002 sheet 14 of 14			

Over-Voltage protection for the power supply. I suppose, this could as easily be balanced, using just the N and P FETs. If it is deemed that the power supply input voltage range (and tolerance) is great enough, the protection circuit can be deleted from the design.



For development: A daughter card plugged into JP15 can be used to design an appropriate filter network.

Switching inductor could possibly be 4.7uH. Need at least 1.5 A max current. Note that permeability decreases at low temperature.


Distribute widely around the PC board to improve noise suppression. If noise performance is good enough, some of these parts may be deleted from the final design. The design might benefit by additional bypassing on 3.3V.

The MAX1702 contains voltage monitoring circuitry, and staged start circuitry.

CHECK PRINT 1/9/04

rev 11/19/02	rhm/glp	rev 12/11/02	rhm	repaired	gnd	symbol
Title Digital Optical Module Power Supply						
Size	Document Number					Rev
C	main_board_vsn4.1					sheet 4
Date: Wednesday, October 09, 2002	Sheet 13					of 14

\* = DNL





















CHECK PRINT 1/9/04

\* = DNL

Title		
Digital Optical Module Single LED		
Size	Document Number	Rev
B	main_board_vsn4.1 sheet 5	12.0
Date: Wednesday, October 09, 2002	Sheet 12 of 14	

Require MUX\_ENA low at power up  
 Require HV power supply control  
 at power up, and through  
 reloading the FPGA  
 BOOT\_FLASH line control


Desire:  
 ADC and DAC control not  
 depending on FPGA load (avoid  
 glitches)  
 Remember source of power failure  
 Flash Memory CSR remapping



CHECK PRINT 1/9/04

rev 11/18/02 rhm, GTP



File	Digital Optical Module CPU	Rev
Size	Document Number	12.0
D	me n_board_vsn.4.1 sheet 6	
Date	Wednesday, October 09, 2002 11:02	14



60mA x 2.5V = 150 mW per memory chip

Micron 16 Megabyte 32 bit wide memory for mobile computers (laptop) has reasonable power. Several of the products have the same footprint. K4S64323LF-S(D)U15 (super low power -25C) 2.5V core, 1.8V I/O. K4S64323LF-S(D)P15 (low power -40C) 2.5V core, 1.8V I/O. 1.8V I/O requires special register set-up for CPU.

SD\_nCLK must make a loop of approx same length as SD\_CLK to match timing. See HW Ref Manual




To provide the compatibility with the AMD An29DL3220

With the PLD using a driver, I don't think these pull-ups are needed

rhm 9/24 changed to EXSDIO for fixed resistors

CHECK PRINT 1/9/04

Title: Digital Optical Module Memory			
* -DNL			
Size: D	Document Number: main_board_vsn4.1	Sheet: 7	Rev: 12.0
Date: Wednesday, October 09, 2002	Sheet: 10	of 14	



Note to FPGA designer:  
 \*COINCIDENCE\_OUT\_Nxx  
 lines must 'float' when  
 not signaling (i.e.  
 high-Z state of  
 tri-state output)  
 Both positive and  
 negative pulses are  
 permitted by pulling up  
 or down on the inputs  
 to the driver op-amps

1 good four quadrant low power 1.65V reference could  
 be used in place of the MAX4166 and associated  
 circuitry. A potential problem for this circuit is  
 the stability of the MAX4166 when either or both of  
 the opamps are driven. Verify with the first prototype

A balanced waveform, like AMI, is  
 desirable for transmission over  
 this pathway

Design for 1V output swing of drivers => 0.5V at  
 port1 => 0.3535V at sum port  
 0.3535V from neighbor at sum port => 0.175V at  
 port B => 0.87V threshold  
 Tune with resistor between bases of Q21, Q22

Drive this node with Tri-State output of FPGA  
 A pull-up will deliver a positive unit pulse  
 A pull-down will deliver a negative unit pulse

Thresholds should be  
 +/- 0.08V or so  
 above and below  
 COINC\_REF

CAUTION:  
 Gnd of PSC-2-2 operates  
 at pedestal potential





Power = 4\*1.3\*5 + 2\*0.4\*5 + 1\*1.3\*5 = 36 mW

CHECK PRINT 1/9/04

Title			
Digital Optical Module Local Coincidence			
Size	Document Number	Sheet	Rev
C	main_board_vsn4.1	8	12.0
Date	Wednesday, October 09, 2002		Sheet 9 of 14

\* = DNL



9/24 rhm change flsher pin 32 to +5v and pin 23 to 3.3V




Mount this connector anywhere that all power supply voltages are available.

Looking down on the top side of the DOM main PCB the pin pattern will look like the image above


ESQT-112-02-L-Q-078



- 1 GND
- 2 SCK - Serial clock
- 3 SCK
- 4 MOSI -Serial data in
- 5 MOSI
- 6 MISO - Serial data out
- 7 MISO
- 8 GND
- 9 CS0 (DAC) - Chip select for DAC
- 10 CS0
- 11 CS1 (ADC) - Chip select for ADC
- 12 CS1
- 13 DN/OFF - Power supply enable/disable
- 14 DN/OFF
- 15 +5V - Main power
- 16 +5V
- 17 GND
- 18 GND
- 19 -5V - Main power
- 20 -5V




Should be STMM-112-02-S-D for EMCO base  
Should be STMM-110-02-S-D for ISEG base  
(24 pin for EMCO, 20 pin for ISEG)



CHECK PRINT 1/9/04

Title Off-Board Subsystems			
Size C	Document Number main_board_vsn4.1	Sheet 9	Rev 12.0
Date: Wednesday, October 09, 2002	Sheet 8	of 14	

\* = DNL




CHECK PRINT 1/12/04

rev 11/19/02 rhm gtp rs485 driver added	
rev 12/10/02 rhm subs ad830 for ad8130	
Title Digital Optical Module Communication	
Size Document Number	Rev
C Main_board_vsn4.1 sheet 10	
Date Wednesday, October 09, 2002 Sheet 7 of 14	

\* = DNL






CHECK PRINT 1/12/04

rev 11/18/02 rfm, GTP
Title Digital Optical Module ATWD
Size Document Number
D Main_board_vsn4.1 sheet 11
Date Wednesday, October 09, 2002 Sheet 5 of 14






\* = DNL

www.citcorp.com



DO NOT CHANGE PIN ASSIGNMENTS OF AC8, AD7, AD8, AE7  
 These pin assignments chosen to optimize speed gtp9/11/02

If the FE\_TEST\_PULSE line injects objectionable noise into the front, then perhaps that could be mitigated by making a 1:1 drive differentially -> ATWDTrigger\_0



Per orientation established July 2002 (address) the design goal for the IceCube DOM is 200 PE = 1V into the ATU dictated by PMT saturation behavior. Namely, the PMT NEVER delivers more than about 2V, and is linear to about 1V into a 50 ohm load (100 ohm 1% back-termination).

Caution: The comparators are 5V parts that cannot be operated from 3.3V. Care must be taken to protect the driven 3.3V part.

1x1 3x5 + 2x1 3x5 + 6.8x10 + 2x1 15x10x2x1 1x5 + 3x0.4x10x134x4u opamp comparators: 1135 8014 8014 8005

Calculation on input test-pulse: Drive with 5V square wave to generate fixed amplitude test-pulse

Route FR\_TEST\_PULSE away from sensitive analog circuits and ATU input

Locate these amplifiers close to the PMT signal input

AD advertises that these 1400 MHz amplifiers recover in 60 ns. At 5 MHz per stage, they give slightly less performance than an HA1135 at 1/10th the current. Saturation is not a big issue for the (latching) comparator input, since latch recovery is controlled by the FPGA.

If we have power to burn, once all provisions are taken into account, the 850 MHz bandwidth HA1135 may prove to be a better choice as comparator input amplifier, as one stage should have less delay than 2.

The comparators exhibit less trigger delay if driven by a positive signal, so the second gain stage inverts. The first one buffers to minimize load on the PMT signal.

If test-out, U52, injects too much power supply noise, it will have to go in favor of something that is quieter.

JP5 located at -4.432, -2.559 oriented 210 degrees with pins 1 & 2 near outer edge

SMN-105-02-S-D-LC-K

If the PMT delivers 3V into a 50 ohm load, then change the divider resistors to R30x31.7, and R5x63.4. Leave the gain of the amplifier unchanged. The design goal is to have the PMT saturation voltage within the span of the ATU.


Test pulse injection (if it doesn't work, remove transformer, and use jumper)

Should the ADC channel be coupled?

Place R69 close to JP4

Place U69 close to R69


The shaped signal path design was from Hans-Joachim and the Engineering Department. Modifications added to insure stable offset behavior, and to offset the output to match the input range of the ADC.



CHECK PRINT 1/9/04

Title		GTP/JL/DRN/HY	
Digital Optical Module Analog Front End			
Size	Document Number	Rev	
0	no_n_board_vsn4.1	Sheet 13	12.0
Date:	Wednesday, October 09, 2002	Sheet	4 of 14

\* = DNL



Since the sensor uses about 60mV, it would be prudent to disable power to it when not needed.

It remains to be seen how prudent it is to float the ground lead. The alternative may be a P-FET in the Vcc enabled by the N-FET.

$$V_{out} = V_s(0.009 + P \cdot 0.095) + \text{Error}$$

$$P = 11111111 + V_s \cdot V_{out} + 1055555555$$


5V and Baro are scaled by the same factor, so are in the same units.

$$(-5/2.5) - (+3.3/2.5 + 1.8/4) = V_{out}$$

$$2 - 0.825 - 0.450 = 0.725$$


Let's just assume that if +5 is gone, we're dead. The 5V CPU supervisory chip input will cause a reboot below about 4.750V.

TI claims to have a lower power part, but only accurate to 2 deg C (probably within the -25C and above range)




$$4.25 \text{ mW} \times 4 + 7.5 \text{ mW} = 24.5 \text{ mW plus } 3.3 \text{ mW when converting temperature} + 6 \text{ mW} \times 10 \text{V/conv\_eff} = 67 \text{ mW}$$

Part values ending in "\*" should not be mounted. These part are for diagnostics or implementation of alternate methodologies.




Note that this ADC is differential input Amplifier and shaper stages are DC coupled. The "bottom" of the span depends on the setting of the ATVD pedestal voltage. I.e. Pedestal for the ADC = Pedestal for the ATVD. V+ in must be set to (Vpedestal - (span/2)) volts, or a few mV lower.

A 10uF Tantalum capacitor is needed on U4-1 to insure stability. gtp 4/13/99





Strap SENSE to Gnd for 2V Span Strap SENSE to VREF for 1V span Strap SENSE to Voltage Divider for span=1 @ (1+Ra/Rb)



Place resistors near remote sources. Capacitors near ADC.


Place resistors near remote sources. Capacitors near ADC.




Route DAC & ADC control signals around power supply side of the board.

The (differential input) 40 MHz ADC non-inverting input, used as the center-scale reference.

If we can use the 2.5V reference output of the ADC, then we can eliminate the TLE2425 reference chip.



Components whose value ends in "\*" are not to be mounted.



CHECK PRINT 1/9/04

Title			Digital Optical Module AD/DA
Size	Document Number	Sheet	Rev
C	main_board_vsn4.1	14	12.0
Date:	Wednesday, October 09, 2002	Sheet	3 of 14

\* = DNL