

July 22, 2000 GTP Change footprint for FPGA to one which has the pin names back annotated from the FPGA program design.
 July 22, 2000 GTP Change Trigger Discriminator Signal names to match up to how the circuits are biased.

List of changes yet to be done:

On Local_Coincidence page, Explore the replacement of power splitters with transformers, but keeping in mind that isolation may suffer at high frequencies

Keep 1 inch x 1.75 inch space clear on top side of board for barcode label.

Power:	constant	transient
AD/DA page	31.5mW +	65 mW
Analog Frontend	135 mW	
CPU	?	
PLD	?	
ATWD	120+2xATWD	
Communications	300 mW ??	
HS ADC	100 mW	
Local Coincidence	36 mW	
Memory	150mW SDRAM	
Memory	274.5mW SRAM if	
accessed		
Memory	? Flash	

CHECK PRINT 1/9/04

Title		
IceCube - Digital Optical Module Main Board		
Size	Document Number	Rev
B	main_board_vsn4.1 sheet 1	12.0
Date: Wednesday, October 09, 2002		Sheet 1 of 14

1

2

3

4

2

A

A

B

B

C

C

D

D

Layer Stack-up

EVENSTAR BUILD UP AS OF 3/20/03
PLEASE NOTE: SHUFFLED STACKUP

1/2 OZ. TOP LAYER	ARTWORK 1
0.0036" PREPREG	
1/2 OZ. INNER TRACE LAYER	ARTWORK 2
0.004" LAMINATE	
1/2 OZ. INNER TRACE LAYER	ARTWORK 3
0.0036" PREPREG	
1 OZ. PLANE	ARTWORK 9
0.004" LAMINATE	
1 OZ. PLANE	ARTWORK 10
0.0036" PREPREG	
1 OZ. PLANE	ARTWORK 11
0.004" LAMINATE	
1 OZ. PLANE	ARTWORK 13
0.0036" PREPREG	
1 OZ. PLANE	ARTWORK 9
0.004" LAMINATE	
1 OZ. PLANE	ARTWORK 12
0.0036" PREPREG	
1 OZ. PLANE	ARTWORK 14
0.004" LAMINATE	
1 OZ. PLANE	ARTWORK 9
0.0036" PREPREG	
1/2 OZ. INNER TRACE LAYER	ARTWORK 4
0.004" LAMINATE	
1/2 OZ. INNER TRACE LAYER	ARTWORK 5
0.0036" PREPREG	
1/2 OZ. BOTTOM LAYER	ARTWORK 8

6 LAMINATES @ .004 = .024
 7 PREPREG @ .0036 = .0252
 11 OZ. COPPER @ .0014 = .0154
 2 SOLDERMASK @ .0007 = .0015

FINAL BOARD THICKNESS = .0661

CHECK PRINT 1/9/04

Title			
IceCube - Digital Optical Module Main Board			
Size	Document Number	Sheet	Rev
B	main_board_vsn4.1	sheet 2	12.0
Date: Wednesday, October 09, 2002		Sheet 2 of 14	


1

2

3

4

If inductors L12 & L13 shift as the temp. decreases, it is possible to compensate by giving the capacitor the correct temp. coefficient.




CHECK PRINT 1/9/04

rev 11/18/02 rhm/ GTP			
title Digital Optical Module Crystal			
Size	Document Number	sheet 3 of 14	Rev 12.0
Date: Wednesday, October 09, 2002 sheet 14 of 14			

* = DNL

Corning Frequency Control Model C2560A-0009


Over-Voltage protection for the power supply. I suppose, this could as easily be balanced, using just the N and P FETs. If it is deemed that the power supply input voltage range (and tolerance) is great enough, the protection circuit can be deleted from the design.



CHECK PRINT 1/9/04

rev 11/19/02	rhm/ghp	rev 12/11/02	rhm repaired gnd symbol
Title Digital Optical Module Power Supply			
Size	Document Number	Rev	
C	main_board_vsn4.1	sheet 4	12.0
Date: Wednesday, October 09, 2002	Sheet	13	of 14

* = DNL




























CHECK PRINT 1/9/04

* = DNL


Title		
Digital Optical Module Single LED		
Size	Document Number	Rev
B	main_board_vsn4.1 sheet 5	12.0
Date: Wednesday, October 09, 2002	Sheet 12 of 14	

Require MUX_ENA low at power up
 Require HV power supply control at power up, and through releasing the FPGA
 BOOT_FLASH line control

Desire:
 ADC and DAC control not depending on FPGA load (avoid glitches)
 Remember source of power failure
 Flash Memory CSR remapping




CHECK PRINT 1/9/04




60mA x 2.5V = 150 mW per memory chip

Micron 16 Megabyte 32 bit wide memory for mobile computers (laptop) has reasonable power. Several of the products have the same footprint. K4S64323LF-S(D)U15 (super low power -25C) K4S64323LF-S(D)P15 (low power -40C) 2.5V core, 1.8V I/O 1.8V I/O requires special register set-up for CPU



SD_CLK must make a loop of approx same length as SD_CLKE to match timing. See HW Ref Manual



To provide the compatibility with the AMD An29DL3220


With the PLD using a driver, I don't think these pull-ups are needed

rhM 9/24 changed to EXSDIO for fixed resistors

CHECK PRINT 1/9/04

Title				Digital Optical Module Memory			
Size				Document Number			
D				main_board_vsn4.1			
Date				Wednesday, October 09, 2002			
Sheet				10 of 14			
Rev				12.0			

* -DNL



Note to FPGA designer:
 *COINCIDENCE_OUT_Nxx lines must 'float' when not signaling (i.e. high-Z state of tri-state output). Both positive and negative pulses are permitted by pulling up or down on the inputs to the driver op-amps.

A good four quadrant low power 1.65V reference could be used in place of the MAX4166 and associated circuitry. A potential problem for this circuit is the stability of the MAX4166 when either or both of the opamps are driven. Verify with the first prototype.

A balanced waveform, like AMI, is desirable for transmission over this pathway.

Design for 1V output swing of drivers => 0.5V at port1 => 0.3535V at sum port
 0.3535V from neighbor at sum port => 0.175V at port1 B => 0.87V threshold
 Tune with resistor between bases of Q21, Q22

Drive this node with Tri-State output of FPGA
 A pull-up will deliver a positive unit pulse
 A pull-down will deliver a negative unit pulse

Thresholds should be +/- 0.08V or so above and below COINC_REF

CAUTION - Gnd of PSC-2-2 operates at pedestal potential





Power = 4*1.3*5 + 2*0.4*5 + 1*1.3*5 = 36 mW

CHECK PRINT 1/9/04

Title			
Digital Optical Module Local Coincidence			
Size	Document Number	Sheet	Rev
C	main_board_vsn4.1	8	12.0
Date	Wednesday, October 09, 2002		Sheet 9 of 14

* = DNL



9/24 rhm change flasher pin 32 to +5v and pin 23 to 3.3V




Mount this connector anywhere that all power supply voltages are available.

Looking down on the top side of the DOM main PCB the pin pattern will look like the image above


ESQT-112-02-L-Q-078



- 1 GND
- 2 SCK - Serial clock
- 3 SCK
- 4 MOSI -Serial data in
- 5 MOSI
- 6 MISO - Serial data out
- 7 MISO
- 8 GND
- 9 CS0 (DAC) - Chip select for DAC
- 10 CS0
- 11 CS1 (ADC) - Chip select for ADC
- 12 CS1
- 13 DN/OFF - Power supply enable/disable
- 14 DN/OFF
- 15 +5V - Main power
- 16 +5V
- 17 GND
- 18 GND
- 19 -5V - Main power
- 20 -5V




Should be STMM-112-02-S-D for EMCO base
Should be STMM-110-02-S-D for ISEG base
(24 pin for EMCO, 20 pin for ISEG)



CHECK PRINT 1/9/04

Title Off-Board Subsystems			
Size C	Document Number main_board_vsn4.1	Sheet 9	Rev 12.0
Date: Wednesday, October 09, 2002	Sheet 8	of 14	


* = DNL



CHECK PRINT 1/12/04

rev 11/19/02 rlm gtp rs485 driver added	
rev 12/10/02 rlm subs ad830 for ad8130	
Title Digital Optical Module Communication	
Size Document Number	Rev
C Main_board_vsn4.1 sheet 10	
Date Wednesday, October 09, 2002 Sheet 7 of 14	




* = DNL







CHECK PRINT 1/12/04

* = DNL






www.citiscorp.com



DO NOT CHANGE PINASSIGNMENTS OF AC8, AD7, AD8, AE7
These pin assignments chosen to optimize speed gtp9/11/02



Connect all the NO.CONNECT pins to an obstacle on a plane that WILL NOT map to a gerber layer. This insures that all the pins are connected to pads, so are accessible.



CHECK PRINT 1/9/04

Per orientation established July 2002 (address) the design goal for the IceCube DOM is 200 PE = 1V into the ATU dictated by PMT saturation behavior. Namely, the PMT NEVER delivers more than about 2V, and is linear to about 1V into a 50 ohm load (100 ohm 1% back-termination).

Caution: The comparators are 5V parts that cannot be operated from 3.3V. Care must be taken to protect the driven 3.3V part.

1x1 3x5 + 2x1 3x5 + 6.8x10 + 2x1 15x10x2x1 1x5 + 3x0.4x10x134x4u opamp comparators: 1135 8014 8014 8005

Calculation on input test output. Drive with 5V square wave to generate fixed and load test pulses.

Route FR_TEST_PULSE away from sensitive analog circuits and ATU input.

Locate these amplifiers close to the PMT signal input.

AD advertises that these 1400 MHz amplifiers recover in 60 ns. At 5 MHz per stage, they give slightly less performance than an HA1135. At 1/10th the current, saturation is not a big issue for the (latching) comparator input, since latch recovery is controlled by the FPGA.

If we have power to burn, once all provisions are taken into account, the 850 MHz bandwidth HA1135 may prove to be a better choice as comparator input and driver, as one stage should have less delay than 2.

The comparators exhibit less trigger delay if driven by a positive signal, so the second gain stage inverts. The first one buffers to minimize load on the PMT signal.

If test output, U52, injects too much power supply noise, it will have to go in favor of something that is quieter.

JP5 located at -4.432, -2.559 oriented 210 degrees with pins 1 & 2 near outer edge.

SMN-105-02-S-0-LC-K

If the PMT delivers 3V into a 50 ohm load, then change the divider resistors to R30x31.7, and R5x63.4. Leave the gain of the amplifier unchanged. The design goal is to have the PMT saturation voltage within the span of the ATU.

Test pulse injection (if it doesn't work, remove transformer, and use jumper).


Minimize trace length to the inverting input of op-amps. Remove inner power plane layers a min of 2mm from any traces or pad connected to the inverting input of high speed op-amps.

Should the ADC channel be coupled?

Place R69 close to JP4.

Place U69 close to R69.


The shaped signal path design was from Hans-Joachim and the Engineering Department. Modifications added to insure stable offset behavior, and to offset the output to match the input range of the ADC.



CHECK PRINT 1/9/04

Title		GTP/JL/DRN/HY	
Digital Optical Module Analog Front End			
Size	Document Number	Rev	
0	no_n_board_vsn4.1	Sheet 13	12.0
Date:	Wednesday, October 09, 2002	Sheet	4 of 14

* = DNL



Since the sensor uses about 60mV, it would be prudent to disable power to it when not needed.

It remains to be seen how prudent it is to float the ground lead. The alternative may be a P-FET in the Vcc enabled by the N-FET.


$V_{out} = V_s(0.009 + P \cdot 0.095) + \text{Error}$
 $P = 11111111 + V_s \cdot V_{out} + 1055555556$
 5V and Baro are scaled by the same factor, so are in the same units.

TI claims to have a lower power part, but only accurate to 2 deg C (probably within the -25C and above range)

$$(-5/2.5) - (+3.3/2.5 + 1.8/4) = V_{out}$$

$$2 - 0.825 - 0.450 = 0.725$$

Let's just assume that if +5 is gone, we're dead. The 5V CPU supervisory chip input will cause reboot below about 4.750V




$$4.25 \text{ mW} \times 4 + 7.5 \text{ mW} = 24.5 \text{ mW plus } 3.3 \text{ mW when converting temperature} + 6 \text{ mW} \times 10 \text{V/conv_eff} = 67 \text{ mW}$$


Part values ending in "*" should not be mounted. These part are for diagnostics or implementation of alternate methodologies.

Note that this ADC is differential input Amplifier and shaper stages are DC coupled. The "bottom" of the span depends on the setting of the ATVD pedestal voltage. I.e. Pedestal for the ADC = Pedestal for the ATVD. V+ in must be set to (Vpedestal - (span/2)) volts, or a few mV lower.

A 10uF Tantalum capacitor is needed on U4-1 to insure stability. gtp 4/13/99




Strap SENSE to Gnd for 2V Span Strap SENSE to VREF for 1V span Strap SENSE to Voltage Divider for span=1 @ (1+Ra/Rb)





If we can use the 2.5V reference output of the ADC, then we can eliminate the TLE2425 reference chip.

The (differential input) 40 MHz ADC non-inverting input, used as the center-scale reference.



Components whose value ends in "*" are not to be mounted



CHECK PRINT 1/9/04

Title			Digital Optical Module AD/DA
Size	Document Number	Sheet	Rev
C	main_board_vsn4.1	14	12.0
Date:	Wednesday, October 09, 2002	Sheet	3 of 14

* = DNL