



CH1: 20 MHz ADC Clock on DOR card

CH2: 10 MHz Reference from GPS clock

CH3: 20 MHz ADC Clock from DOM A Under Test

CH4: 20 MHz ADC Clock from DOM B Under Test

Positive phase shift corresponds to right shift of DOM ADC clock