


Since the sensor uses about 60mW, it would be prudent to disable power to it when not needed.

It remains to be seen how prudent it is to float the ground lead. The alternative may be a P-FET in the Vcc enable d by the S-FET.

TI claims to have a lower power part, but only accurate to 2 deg C (probably within the +/-5C and above e range)...




$V_{out} = V_s(0.009 * P - 0.09 * S) + \text{Error}$
 $P = 10.55555556 * ((11.11111111 * V_{out} / V_s) - 5)$
 S and Baro are scaled by the same factor, so are in the same units. The FET switch, Q7, may introduce a little offset due to its on resistance of about 5 Ohms.

$-(5/2.5) * (+3.3 + 2.5 * 1.8) / 4 = 0.4 \text{ Volt}$
 $2 - 0.425 = 0.625 = 0.4 \text{ Volts} = 0.100 \text{ Volt}$
 Lets just assume that if +5 is gone, we're dead. The 5V CPU supervisory chip input will cause reboot below about 4.750V.

Part values ending in "*" should not be mounted. These parts are for diagnostics or implementation of alternate methodologies.



$4.25 \text{ mW} * 4 * 7.5 \text{ mW} = 24.5 \text{ mW}$
 plus 3 mW when converting temperature
 $= 6 \text{ mW} * 10 \text{V} / \text{conv_ref} = 67 \text{ mW}$



Place series resistors near remote sources. C capacitors near ADC.

0-2.5V span

(2.500/4096) * count




Place series resistors near remote sources. C capacitors near ADC.

0-2.5V span


(2.500/4096) * count

We will need to assign n off page connectors on the ATWD page for the DAC_y input s...




Note that this DAC is differential input. Amplifier and shaper stages are DC coupled. The 'bottom' of the span depends on the setting of the ATWD pedestal voltage. i.e., Pedestal for the DAC = Pedestal for the ATWD. V+ in must be set to (Vpedestal - (span/2)) volt to, or a few mV lower.

Strap SENSE to Gnd for 2V span.
 Strap SENSE to VREF for 1V span.
 Strap SENSE to Voltage Divider for span = 1.0 (1+R2/R1).



The (differential input) 4.0 mV ADC non-inverting input, used as the center-wire reference.

Components whose value ends in "*" are not to be mounted.



Title		Digital Optical Module AD/DA
Size	C	Document Number <Doc>
Date	Friday, May 16, 2003	Sheet 4 of 15
Rev	1.1	

Nov 25, '02 GMP
base change to
eliminate
timing con flict


Per criterion established July 2002 (gpmidn) the design goal for the
ATMDC DOM is 200 PE + 1V into the ATMDC domain stated by PMT saturation
behavior. Namely, the PMT NEVER delivers more than about 2V, and is
linear to about 1V into a 50 ohm load (100 ohm || back-termination).


Caution! The comparators are 5V
parts that cannot be operated from
3.3V. Care must be taken to protect
the driven 3.3V part.

Locate these amplifiers -->
close to the PMT signal
input.

1*1.345 + 2*1.3*5 + 6.8*10 + 2* 1.35*10+2*1.3*5+
3*0.4*10+13.4 use
opamp comparator, 1135 80 14 8014 8005

Calibration input
test-point. Drive
with 5V square
wave to generate
fixed amplitude
test pulses.





Either an active solution or a transformer will be used, but not both...

Line Receiver with out any CSR (4 nm)

If R125 is present then C104 and R112 must be there as well. If R125 is not present, then C104 may be replaced with a short AND R112 also should not be present.

Nov 21, 2001 Added other terminations and resistors

Compliance is 1.20V => Zout/leg = 62.5 ohms. So the ideal load impedance is 125 ohms = 250 || 250, where one of the 250 is the reflected value from through the transformer. Since $Z_{out} = (n^2) \cdot Z_{load}$, a 2:1 transformer transforms a 2.00 ohm load impedance to a 140 ohm line.

March 28, 2003 gtp. Better to suppress common mode. Maybe this part should have 22.5m m LS if R7225-ND or 27.5m m LS if R2225-ND (preferred)

Differential line receiver (110nm)

Differential line receiver (135nm)

Route COM IN for minimal noise coupling from digital sources.

This part is located very near the FPGA. If possible return the ground if on this part to the communications input circuit!

Feb 19 2003 gtp. If routing works out, then 980 not needed (escape area)




With some switch fets and FPGA (or PLD) control lines, one could cause the spans to be controlled remotely. IV spans may be good for digitizing time ticks. If pins are lacking, then, perhaps IV spans should be chosen to reduce constraints on the input amplifier.

Strap SENSE to Gnd for 2V span. 3.3V strap SENSE to VREF for 1V span. Strap SENSE to Voltage Div. for span $\pm 1.0(1+R2/R1)$.







Feb 3, 2003 gtp. DELETE TRACES PARTS and OFF PAGE CHANGE THESE

Give me a good reason to run this DAC from C102. Instead, I think it should be run from a line from the FPGA, and the line should be monitored by an input of the atwd if timing precision measurements are desired.

Digital Optical Module Communication		
Size	Document Number	Rev
C	<Doc>	<Rev>
Date:	Friday, May 16, 2003	Sheet 8 of 15




Looking down on the component side of the 12x4 main PCB the pin pattern will look like the image above



3M120-2B from Di-Key, or equivalent


10K 1% 0.1W resistors: R220, R223, R226, R229, R222, R225, R228, R221, R224, R227, R230




Compatible with model P6434 probe for Tektronix logic analyzer.

- 1 GND
- 2 CLK
- 3 CLK
- 4 GND
- 5 FL_D0
- 6 FL_D1
- 7 FL_D2
- 8 FL_D3
- 9 FL_D4
- 10 FL_D5
- 11 FL_D6
- 12 FL_D7
- 13 nOE
- 14 GND
- 15 GND
- 16 nW
- 17 FL_A0
- 18 FL_A1
- 19 FL_A2
- 20 FL_A3
- 21 FL_A4
- 22 FL_A5
- 23 GND
- 24 ON/OFF
- 25 1.8V
- 26 +5V
- 27 -5V
- 28 3.3V
- 29 GND
- 30 TRIG
- 31 TRIG
- 32 GND
- 33 Undefined
- 34 GND
- 35 PRE_TRIG
- 36 FL_ATT
- 37 TRIG
- 38 TDO
- 39 TCK
- 40 TMS
- 41 GND
- 42 GND
- 43 GND
- 44 GND
- 45 GND
- 46 90V_Pos
- 47 90V_Neg
- 48 GND
- 49 GND


In the 4x10 arrangement, this looks like the following:



- 1 GND
- 2 CLK - Serial clock
- 3 CLK
- 4 MOSI - Serial data in
- 5 MISO - Serial data out
- 6 MISO - Serial data out
- 7 MISO
- 8 GND
- 9 CS0 (DAC) - Chip select for DAC
- 10 CS0
- 11 CS1 (ADC) - Chip select for ADC
- 12 CS1
- 13 ON/OFF - Power supply enable/disable
- 14 ON/OFF
- 15 +5V - Main power
- 16 +5V
- 17 GND
- 18 GND
- 19 -5V - Main power
- 20 -5V
- 21 to match the interface do current, Jan 02, '03




Can be used to power and control alternate power supply



This connector is meant to be used during pre-production debugging. The footprint should be mounted on a part of the board that is later broken off and discarded. The test-points will be used to tack down one of wires that bring signals out of the main board.

Compatible with model P6434 probe for Tektronix logic analyzer.

Title		Off-Board Subsystems	
Size	C	Document Number	<Doc>
Date:	Friday, May 16, 2003	Sheet	9 of 15



Design for 1V output swing of driver => 0.5V at port => 0.3535V at sum port.
 0.3535V from neighbor at sum port => 0.175V at port B => 0.87V threshold.
 Tune with resistor between bases of Q21, Q22.

Drive this node with Tri-State output of FPGA.
 A pull-up will deliver a positive unit pulse.
 A pull-down will deliver a negative unit pulse.

Balanced output to minimise noise on the board during an event.

Note to FPGA designer:
 'COINCIDENCE_OUT_box' lines must 'float' when not signaling (ie high-Z state of tri-state output). Both positive and negative pulses are permitted by pulling up or down on the inputs to the driver op-amps.

I good four quadrant low power 1.65V reverence could be used in place of the MAX4166 and associated circuitry. A potential problem for this circuit is the stability of the MAX4161 when either or both of the opamps are driven. Varyify with first prototype.

T3-1T-K81
 A balanced waveform, like AMI, is desirable for transmission over this pathway.


T3-1T-K81
 It may be possible to replace the PSC-2-2 with a simple transformer, but this requires taking into account impedance matching side-effects. In any case, T2, T3 will have to be chosen to match the splitter to the twisted pair cable.

Make sure that when the op-amps are driven, there is no significant bounce on the 'ground' pins of the power splitters.

3.3V
 R373 15.0K 1%
 R375 Thresholds should be +/- 0.08V or so above and below COINC_REF.
 R378 1K 1%
 R381 15.0K 1%

Power = 4*1.3*5 + 2*0.4*5 + 1*1.3*5 = 36 mW

Title		
Digital Optical Module Local Coincidence		
Size	Document Number	Rev
B	<Doc>	0
Date:	Friday, May 16, 2003	Sheet 10 of 15




60M x 2.5V = 150 mW per memory chip

Samsung 8 Megabyte 32 bit wide memory for mobile computers (laptop) has reasonable power. Several of their products have the same footprint. K4S64323LF-S(D)P15 (superlow power -25C) K4S64323LF-S(D)P15 (low power -40C) 2.5V core, 1.8V I/O. 1.8V I/O requires special register set-up for CW.


Jan 19, 2003 Correct swapped power pins on SDRAM

To provide the compatibility with the AMD Am29L3220
Nov 21, 2001
Thorsten. Pul 1 up on nWE and nOE

Power: 3.3V * 75mA for S K4S64323LF = 247.5 mW



Charge pump voltage doubler driven by a buffer driven by a DAC output .



The resistors should be placed radially at one end of the charge storage capacitor. The inductances should be kept as small as possible.

Resistor values smaller than 1 ohm are available in the 1% set. Resistors should be chosen to produce an acceptable signal to the ATWD.

Trigger on RISING edge. Pulse width >20 ns.

Title		
Digital Optical Module Single LED		
Size A	Document Number <Doc>	Rev 0
Date: Friday, May 16, 2003	Sheet 13 of 15	


Over-Voltage protection for the power supply. I suppose, this could be easily be balanced, using just the N and P FETs. If it is deemed that the power supply input voltage range (and tolerance) is great enough, the protection circuit can be deleted from the design.

At bob's suggestion, put the power pins in the yet bigger flasher board issue, please...

Current contents are:

Polytron LM419-90-5 (a 6 watt part)
Power One 70 1004-0505-9 (a 4 watt part)
The winner may not be from this list.

April 27, 2003
gtp Connel date
bill of materials: Lower series R.



Digi-Key Panasonic
FK1064-ND ELF-150002A
100ms/leg

B22 1812K121R Bead
L10

B23 1812K121R Bead
L13

C85 2.2uF 160V
C178 470nF 250V
PMS4-100M 10uH

C88 2.2uF 160V
PMS4-100M 10uH

B24 1812K121R Bead
B25 1812K121R Bead

R285
R181


B26 1812K121R Bead
B27 1812K121R Bead

C180 100nF
C181 100nF
C182 100nF
C183 100nF
C184 100nF
C185 100nF


C234 47uF/6.3V Tan
C238 47uF/6.3V Tan

EXU-PC1E 470
P10267-ND

EXU-PC1E 470
P10267-ND




For development: A daughter card plugged into J16 can be used to design an appropriate filter network.




The MAX1702 contains voltage monitor circuitry, and a good start circuitry


R157, R152, R156 could be changed to 33k with a slight reduction in regulation or response
C191, C404, C199 could be changed to 47uF depending on the ESR of the 0.1uF ceramic capacitors on the output nodes.




Distribute widely around the PCB board to improve noise suppression. If noise performance is good enough, some of these parts may be deleted from the final design. The design might benefit by additional bypassing on 3.3V.




Assuming a 500mW load on -5V, a gain of 100 yields a 1V signal to the ADC input.




Assuming a 200mW load on +5V, a gain of 100 yields a 1V signal to the ADC input.




Assuming a 500mW load on +3.3V, a gain of 100 yields a 1V signal to the ADC input.



Assuming a 200mW load on +2.5V, a gain of 100 yields a 400mV signal to the ADC input.



Assuming a 100mW load on +1.8V, a gain of 10 yields a 200mV signal to the ADC input.



Title		
Digital Optical Module Crystal		
Size	Document Number	Rev
B	<Doc>	<Rev Code>
Date:	Friday, May 16, 2003	Sheet 15 of 15